Abstract-The neural stimulators have been employed to the visual prostheses system based on the functional electrical stimulation (FES). Due to the size limitation of the implantable device, the smaller area of the unit current driver pixel is highly desired for higher resolution current stimulation system. This paper presents a 16-channel compact current-mode neural stimulator IC with digital to analog converter (DAC) sharing scheme for artificial retinal prostheses. The individual pixel circuits in the stimulator IC share a single 6 bit DAC using the sample-and-hold scheme. The DAC sharing scheme enables the simultaneous stimulation on multiple active pixels with a single DAC while maintaining small size and low power. The layout size of the stimulator circuit with the DAC sharing scheme is reduced to be 51.98 %, compared to the conventional scheme. The stimulator IC is designed using standard 0.18 μm 1P6M process. The chip size except the I/O cells is 437 μm ´ 501 μm.
I. INTRODUCTION
Recently, neural stimulation technology based on the functional electrical stimulation (FES) has been brought to great public attention in many application areas including artificial retinal prosthesis and artificial cochlear implants. While the stimulation of the visual cortex offers the possibility to generate light perception even if the neural pathway from the eye to the brain is damaged, it is more critical for the patient due to possible harm to the brain. In contrast, it has been shown that the retina of patients, who suffer from retinitis pigmentosa (RP) or age-related macular degeneration (AMD), can be electrically stimulated to elicit perception of vision. In case of the people blinded by RP or AMD, the photoreceptors, which change the light signal to the electrical signal, are degenerated, however, the others retinal nerve cells are still remained such as bipolar cell and ganglion cell. Therefore, the retinal prostheses system research aims to stimulate the remained retinal nerve cells directly [1] .
The FES can be performed by either current or voltage stimulation pulses. Generally the current stimulation method is preferred over the voltage stimulation method in the retinal prostheses because the current stimulation can accurately control the delivered amount of charge. The current stimulation, however, can generate quite high electrode voltages that may harm the tissues or damage the electrodes [2] .
The concept of the retinal prostheses is shown in Fig. 1 . The image information is captured by the external camera, and the information is converted to the electronic signal. The converted electronic signal is sent to the implanted chip in retina by the wireless links. The implanted chip offers the artificial vision by electronically stimulating the retinal cells. Several existing technologies have been evaluated in laboratory settings and in patients. To date the most successful prostheses have enabled blind patients to read large fonts, however, the perceptual resolution of current systems is still quite low [3] .
The neural stimulator has size limitation because it is implanted directly in the eyes. Moreover, the large size of the implanted device causes to feel uncomfortable when the operated patients move their eyes. Thus, the small size is the one of the most important design issue in the neural stimulator.
Many neural stimulator ICs were reported for the retinal prostheses [4] [5] [6] [7] [8] [9] [10] . In the previous stimulator IC, the each stimulator pixel generally includes digital to analog converter (DAC) and the biphasic current driver. To satisfy the size requirement of implanted device and to achieve higher resolution, the unit pixel circuit in the stimulator IC needs to be designed further smaller. In this paper, we propose a pixel array size reduction method by DAC sharing scheme, and present a 16-channel compact current-mode neural stimulator IC.
II. CIRCUIT DESCRIPTION

Proposed Circuit Structure
Figs. 2(a) and (b) show the top level architectures of the conventional and the proposed neural stimulator ICs, respectively. In the conventional stimulator circuit, both the DAC and the biphasic electrode driver are included in the unit pixel circuits. In the proposed circuit, the single shared DAC exists on the outside of the pixels. The output of the DAC is stored by the sampling switch and holding capacitor in the unit pixel. The pixel size can be reduced by sharing the DAC. Also, the size reduction effect of the proposed DAC sharing scheme becomes higher as the number of the pixel is increased for higher resolution.
Stimulator Pixel Circuit
The DAC sharing scheme is implemented as shown in Fig. 3 . The DAC, which controls the amplitude of the output current, is shared by the sample-and-hold circuit in each pixel. When the pixel is selected (SEL = "H"), the output voltage is sampled and stored to the holding capacitor, C HOLD . The area and size of the holding capacitor are 799 μm 2 and 885 fF, respectively. In this process, the maximum leakage current is 1 fA/μm 2 . The refresh period of the holding capacitor is 1.6 ms (= 100 μs × 16 channels). Thus, the maximum voltage drop due to the leakage current is 1.44 mV. Because the minimum voltage change at the 1 LSB (least significant bit) change of the current DAC is 3.8 mV, the voltage drop due to the leakage current is negligible. Fig. 4 shows the biphasic current driver circuit, which is widely used because the biphasic current stimulation is easy to control the net charge accumulation [1, 6] . The biphasic diver generates the biphasic currents, i CH , and, i REF when STIM_EN is "H". The PUSH signal determines the direction of the stimulating current. When the PUSH is "H", the anodic current, i CH , flows from the channel electrode to the reference electrode, as shown in Fig. 5 (a). When PUSHB is "H", the cathodic current, i REF , flows from reference electrode to channel electrode as shown in Fig. 5(b) .
The command decoder generates the control signals that define the operation of the unit pixels. The command decoder decodes the 4 bit address signal, ADDR<3:0>, and selects the target pixel. Also, the command decoder updates the control signals of unit pixels, including the stimulation enable signal (STIM_EN), the amplitude of stimulating current (AMPL<5:0>), and the direction of the stimulation current (PUSH).
The timing diagram of the system is given in Fig. 6 . The 4 bit address signal, ADDR<3:0>, determines which pixel is stimulated. The ADDR<3:0> is increased from "0000" to "1111". The amplitude of the stimulation current is determined using 6 bit amplitude signal, AMPL<5:0>. The STIM_EN determines whether the stimulation of the target pixel is enabled or not. The PUSH determines whether the direction of the stimulation current is push or sink. Fig. 7 shows the output stimulation current with the alternating pixel select signal, SEL. The reference current increases from 0 to 30 μA. The stimulated current tracks the reference current during SEL is "H". When the SEL is "L", the stimulated current is maintained at the sampled value until the next tracking phase. With this sample-and-hold scheme, the DAC can be shared between the pixels, and the simultaneous stimulation on multiple active pixels can be enabled with a single DAC. Fig. 8 shows the change of the output stimulation current according to the increasing DAC input. When the digital input code AMPL<5:0> is increased, the output stimulation current is also increased properly. Fig. 9 shows the stimulation current of the biphasic current driver according to the load impedance variations. The difference between the desired target current and the output stimulation current is from +2.3 % to +1 %, with load impedance from 10 kΩ to 50 kΩ when the target current is 30 μA. The medical experiments have estimated that the equivalent impedance of the retina tissue is about 10 kΩ [2] . The simulation results show that the stimulation current is rarely affected by the impedance variations in the range of tens kΩ.
III. DISCUSSIONS
The layout of the 16-channel neural stimulator using standard 0.18 μm 1P6M CMOS process with the DAC sharing scheme layout is shown in Fig. 10 .
The size of the circuit blocks are summarized in Table  1 . The size of the conventional stimulator without sharing the DAC and the size of the proposed stimulator with shared DAC scheme can be estimated as (1) and (2) (2) where A DAC is the area of the DAC, A Biphasic is the area of the biphasic driver, A CommandDecoder is the area of the pixel portion of the main command decoder, and A Common is the area of the common circuit blocks. The size estimation of the circuit area with increasing number of pixels is shown in Fig. 11 . When the number of pixel is 16, the circuit area with DAC sharing scheme is reduced to be 51.98 % compared to the conventional scheme. When the number of pixel is increased to 1024, the circuit area with DAC sharing scheme becomes 39.68 %.
IV. MEASUREMENT RESULT
The fabricated 16-channel neural stimulator chip is shown in Fig. 12 . The chip is fabricated in 0.18 μm 1P6M CMOS process and occupies 2.34 mm 2 including I/O pads. The fabricated chip is directly wire-bonded to the evaluation board (chip-on-board).
The in-vitro measurement setup is shown in Figs.  13(a) and (b) . The stimulation data packets are generated using user interface and data acquisition (DAQ) system. The stimulator IC applies the stimulation current to retina stimulation environment. The result waveform of in-vitro test is recoded by the signal recoding system.
The retinal ganglion cells in rd1 mouse were used for the in-vitro testing. The retinal ganglion cells were attached to the surface of multi-electrode array (MEA). The electrode diameter is 30 μm, inter-electrode distance is 200 μm and the impedance is 50 kΩ [11] . Fig. 14 shows the various stimulation current waveforms generated by the fabricated stimulator, which include biphasic square waveforms with interphase delay (Fig. 14(a) ), biphasic repeated pulse train waveform (Fig.  14(b) ), sinusoidal waveform (Fig. 14(c) ), exponential cathodic and anodic waveform (Fig. 14(d) ), imbalanced fast cathodic pulse and slow anodic pulse (Fig. 14(e) ), imbalanced fast anodic pulse and slow cathodic pulse (Fig. 14(f) ). The arbitrary pulse shape can be generated by programming the DAC input signals. Fig. 15 shows the 64 (8 by 8) waveforms from MEA system. The x-axis and y-axis of the each 64 waveforms means the time and the evoked activity potential (voltage). In this test, the single channel stimulation current generated from the proposed stimulator is applied to the retinal ganglion cell of rd1 mice. When applying the stimulation current to the ganglion cells, the two types of spikes are detected as short-latency response and long-latency response [12] . The waveforms marked with red circles means that the evoked responses with shortlatency response and long-latency response are detected. This results show that the proposed stimulator properly stimulates the retinal cells.
V. CONCLUSIONS
The 16-channel neural stimulator IC with DAC sharing scheme for artificial retinal prostheses is presented. The layout size of the stimulator circuit with the DAC sharing scheme is reduced to be 51.98 %, compared to the conventional scheme. With proposed DAC sharing scheme, the simultaneous stimulation on multiple active pixel is enabled with a single DAC. The stimulation current is rarely affected by the load impedance variations in the range of tens kΩ. Furthermore, assuming the number of stimulator pixel is increased for higher resolution, the proposed DAC sharing scheme will be more effective to reduce the size of the pixel array. 
